

FIG. I




FIG.2




FIG.3




FIG. 4




FIG. 5




FIG.6





FIG. 7

• SUPPOSE THE ACTUAL FRAME PATTERN BE 4 BYTES
AT INCLUDING A1/A2 BOUNDARY



፳፻፭




FIG. 9




FIG. 10




FIG. II




FIG. 12(a) PARALLEL DATA

T₁ T₂ T₃ T₄
A₁ A₁ A₁ A₁ A₂ A₂ A₂ A₂

FIG. 12(b) A₁ DET

—

—

FIG. 12(c) A₂ DET

—

—

FIG. 12(d) EN/DIS SIGNAL

—

—

A₁ DETECTION STATE

A₂ DETECTION STATE

FIG. 12(e) LATCH TIMING

—

—

A₁ DETECTION STATE

FIG. 13(a) CLOCK




FIG. 13(b) A₁ DETECTION SIGNAL PULSE

FIG. 13(c) A₂ DETECTION SIGNAL PULSE

FIG. 13(d) A₂ DET SECTION EN/DIS SIGNAL

FIG. 13(e) LATCH TIMING




FIG. 14





FIG. 15







FIG. 17



፩
—
፪
—
፪




FIG. 19(a) LOAD INPUT




FIG. 19(b) Q OUTPUT
FIG. 19(c) A2 INPUT
FIG. 19(d) LATCH TIMING

● FIG. 20(a)_m PARALLEL DATA

FIG. 20(b)
FIG. 20(c)

A1 DET
A2 DET

FIG. 20(d) TIMER OUTPUT




FIG. 20(e)^{EN/DIS} SIGNAL

A1
STATE

A2
STATE

A1
DETECTION
STATE


A2
DETECTION
STATE

A1
DETECTION
STATE

A2
DETECTION
STATE

● FIG. 20(f) LATCH TIMING OUTPUT

FIG. 2I



F-16.22




FIG. 23 (a) m PARALLEL DATA

T₁ T₂ T₃

T₄ T₅ T₆ T₇ T₈

FIG. 23(b)
FIG. 23(c)
FIG. 23(d) EN/DIS CONTROL

A₁ DET
A₂ DET

DETECTION CIRCUIT DISABLED
EXCEPT INITIAL DETECTION
PATTERN

RESET




FIG. 23(e) LATCH TIMING OUTPUT

FIG. 24




FIG.25




FIG.26





FIG. 27(a) SERIAL DATA



↓ m PARALLELIZATION (1F m = 16)




FIG. 27(b)

FIG. 28




FIG. 29




FIG. 30




FIG.31




FIG.32




FIG. 33




FIG. 34





FIG. 35

19-BYTE SWITCH CONTROL SECTION






FIG. 37




FIG. 36(b)



FIG. 36(a)




FIG. 38



FIG. 39(b) FRAME PATTERN DETECTION PULSE
FIG. 39(c) COUNTER EN (ENABLE)

COUNTER OPERATION




FIG. 39(e) COUNTER L VALUE

FIG. 40
PRIOR ART




FIG. 41
PRIOR ART




FIG. 42
PRIOR ART




FIG. 43
PRIOR ART




FIG. 44
RELATED ART




FIG. 45
RELATED ART





FIG. 46
RELATED ART






FIG.48
RELATED ART



FIG.47
RELATED ART